UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51070

MIG 7 Series DDR3L - MIG data rates do not match data rates specified in DS183/DS182 DC and Switching Characteristics

Description

Version Found: 1.5

The data rates specified in MIG 7 Series for DDR3L components targeting Virtex-7/Kintex-7 -2 speed grade FPGAs are slower than the data rates specified in the DC and Switching Characteristics data sheets (DS183/DS182). Can the higher data rates specified in the data sheets be achieved and how?

解决方案

The data rates specified in the DC and Switching Characteristics are correct and supported by Xilinx. The values specified in MIG are incorrect and will be updated in MIG 1.7 to be released in ISE 14.3/Vivado 2012.3 design suites.

To generate a MIG design targeted at the higher DC and Switching Characteristics data sheets, select an equivalent 1.5V DDR3 device within MIG, generate the desired design, and then change the I/O standards to 1.35V SSTL in the generated UCF.
AR# 51070
创建日期 07/31/2012
Last Updated 10/11/2012
状态 Active
Type 已知问题
器件
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series