UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51315

Xilinx MIG 7 Series Solution Center Design Assistant - Hardware usage and debug

Description

This section of the MIG Design Assistant focuses on hardware usage and debug for the MIG 7 Series DDR3/DDR2 designs. Please select from the options below to find information related to your specific question.

NOTE: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

(Xilinx Answer 51317) Pin-out and Banking Requirements
(Xilinx Answer 51475) Board Layout and Design Guidelines
(Xilinx Answer 43879) Board Debug - Includes Calibration and Data Error Debug

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
51313 Xilinx MIG 7 Series Solution Center - Design Assistant N/A N/A

子答复记录

AR# 51315
创建日期 08/24/2012
Last Updated 02/13/2013
状态 Active
Type 解决方案中心
器件
  • Artix-7
  • Kintex-7
  • Virtex
IP
  • MIG 7 Series