This answer record describes SystemVerilog tasks and functions supported by Vivado Synthesis and also provides coding examples for them. These coding examples are attached to this answer record. The answer record also contains information related to known issues and good coding practices.
Note: Each coding example can be used to directly create a Vivado project. Please refer to the header in each source file for the SystemVerilog constructs covered in each example.
SystemVerilog Tasks and Functions that are supported in Vivado Synthesis.
The following are the SystemVerilog Tasks and Functions structures that are supported in Vivado Synthesis. Please refer to Table 1-1 in this answer record for the related coding examples.
Coding example for Tasks and Functions
Table 1-1Coding example name | Data Types |
---|---|
task_function_example1.zip
|
|
文件名 | 文件大小 | File Type |
---|---|---|
task_function_example.zip | 2 KB | ZIP |
Answer Number | 问答标题 | 问题版本 | 已解决问题的版本 |
---|---|---|---|
51360 | Design Assistant for Vivado Synthesis - Help with SystemVerilog Support | N/A | N/A |
AR# 51533 | |
---|---|
日期 | 04/03/2013 |
状态 | Active |
Type | 解决方案中心 |
Tools |