UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52122

MIG 7 Series DDR3/DDR2 - DQS_AUTO_RECAL parameter causes error when using Synplify as synthesis tool

描述

Version Found: MIG 1.7

The MIG Series design sets a DQS_AUTO_RECAL parameter based on the configuration of the core.

This parameter is defined within the module user_design\rtl\phy\mig_7series_v1_7_ddr_byte_lane.v

This parameter is set correctly when using XST, but incorrectly with Synplify.

解决方案

To work around this issue, modify the setting of the DQS_AUTO_RECAL parameter within the user_design\rtl\phy\mig_7series_v1_7_ddr_byte_lane.v module as follows:

Original Code:
 

localparam   DQS_AUTO_RECAL = (BANK_TYPE == "HR_IO" || BANK_TYPE == "HRL_IO" || (BANK_TYPE == "HPL_IO" && TCK > 2500)) ? 1 : 0;

Modified Code:
 

localparam   DQS_AUTO_RECAL = (BANK_TYPE == "HR_IO" || BANK_TYPE == "HRL_IO" || (BANK_TYPE == "HPL_IO" && TCK > 2500)) ? "1" :" 0";

AR# 52122
日期 08/13/2014
状态 Active
Type 已知问题
器件
  • Artix-7
  • Virtex-7
  • Kintex-7
IP
  • MIG 7 Series
的页面