AR# 52264

Does Vivado Synthesis support Asymmetric read/write port width block RAM inference?

Does Vivado Synthesis support Asymmetric read/write port width block RAM inference?

Starting with 2014.1, Asymmetric read/write port with block RAM inference feature is supported in Vivado Synthesis by default.

In 2013.3 and 2013.4 versions, this is also supported but you must use the following TCL parameter to enable this feature.

set_param synth.elaboration.rodinMoreOptions "rt::set_parameter supportAsymRam true"

Prior to 2013.3, Vivado Synthesis did not support Asymmetric read/write port width block RAM inference.

本答复记录是否对您有帮助？

Answer Number	问答标题	问题版本	已解决问题的版本
57854	2014.1 Vivado Synthesis - Some patterns of asymmetric BRAM inference are not successful.	N/A	N/A

的页面