UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52431

Virtex-7 FPGA GTH Transceivers, ACJTAG-IEEE 1149.6 - Use Mode in Engineering Sample (ES) Silicon

描述

This answer record discusses the IEEE 1149.6 - ACJTAG use mode in the Virtex-7 FPGA GTH Initial ES and General ES silicon.

解决方案

After configuration, it is required that the CPLL and QPLL input reference clocks be active and toggling, and the CPLL/QPLL are powered up (CPLLPD=1b0 and/or QPLLPD=1b0) prior to enabling ACJTAG.

This requirement only applies to the instantiated transceivers. For unconfigured devices or uninstantiated transceivers, there is no requirement.

AR# 52431
日期 06/03/2013
状态 Active
Type 综合文章
器件
  • Virtex-7
的页面