UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55090

Vivado Power Solution Center - Design Advisory

描述

 
The Power Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System.
 
To update your Xilinx Alert Notification Preferences, please go to:
 
http://www.xilinx.com/support/myalerts

 
Note: The article is part of the Power Solution Center. The Power solution center for Xilinx Devices is available to address questions related to Power.

Whether you are starting a new design with any Xilinx devices or trouble shooting any power related problems, use this Power solution center to guide you and simplify your work. 

解决方案

The following are Design Advisory articles related to power:
 
(Xilinx Answer 61748)  - Design Advisory Vivado Power/XPE - GTH - LPM/DFE mode under-reporting for MGTAVcc current in XPE
(Xilinx Answer 47443) - Design Advisory for 7 Series FPGA GTH transceiver Power
(Xilinx Answer 43889) - 13.2 7-series XPE: Issue to Estimate Power in Bank 0 with HP-only device 
(Xilinx Answer 37667) - Virtex-6 FPGA -1L Industrial Grade Vccint Specification Change 
(Xilinx Answer 37006) - Techniques to achieve required FPGA power-up sequencing
 
  
  

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
55087 Vivado Power Solution Center N/A N/A
AR# 55090
日期 02/16/2016
状态 Active
Type 设计咨询
Tools
的页面