AR# 55297

|

Soft Error Mitigation (SEM) v3.5 - Setup time violations on Artix-7 and Zynq-7000 devices with 100 MHz ICAP clock

描述

When implementing the SEM IP targeting Artix or Zynq devices with a 100 MHz ICAP clock, setup time violations might occur between a RAMB18E1 in the controller and a register in the example design MON shim.

解决方案

  1. Identify the failing path in the timing report.
  2. Add a constraint to overconstrain this path to 9.75 ns.
  3. Re-implement the design.
  4. Verify in the timing report that the design meets timing for 100 MHz performance.


Example

Source:               example_controller/U0/wrapper_wrapper/genx7.wrapper_controller/controller_instrom/fw1/fw1_1024x18 (RAM)

Destination:       example_mon/example_mon_fifo_tx/augend_3 (FF)

INST "example_controller/U0/wrapper_wrapper/genx7.wrapper_controller/controller_instrom/fw1/fw1_1024x18" TPSYNC = RAM_SRC ;

TIMESPEC "TS_MAXDELAY" = FROM "RAM_SRC" TO FFS(*) 9750 ps ;

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
44541 Soft Error Mitigation Controller - Release Notes and Known Issues for v1.1 to v3.4 N/A N/A
AR# 55297
日期 06/03/2013
状态 Active
Type 综合文章
器件
Tools
IP
People Also Viewed