Version Found: v2.0
Version Resolved: See (Xilinx Answer 54025)
A Write Calibration update is required for MIG 7 Series QDRII+ designs due to potential calibration failures when centering data not located in the same byte lane as the K/K# clock. Single components are not affected by this issue.
For x18 multi-component designs (i.e., 36-bit data width, 2 x18 components), Write Calibration is not performed for write data not located in the same byte group as K/K# of the first component. Instead of performing calibration for this data group, the algorithm jumps to the second component and eventually fails during Write Calibration.
To work around the Write Calibration issue, the attached patch must be applied.
Note: Instructions for applying the patch for Vivado, ISE, and EDK users can be found in the readme.txt file located in the patch ZIP.
08/16/2013 - Updated patch with latch fix from (Xilinx Answer 57148)
07/11/2013 - Initial release