UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58987

Zynq-7000 SoC ZC706 Evaluation Kit - FMC HPC CC pins not connected to Clock Capable pins

描述

On the ZC706, J37 FMC HPC header, FMC_HPC_LA17_CC_P / _N and FMC_HPC_LA18_CC_P / _N pins are routed to I/O pins, not SRCC nor MRCC pins on Bank 13.

Is this correct?

解决方案

FMC_HPC_LA17_CC_P / _N and FMC_HPC_LA18_CC_P / _N should be connected to Clock Capable pins.

This was missed during the PCB review, but should not affect board operation.

For all customer-designed PCBs that use the FMC interface, all CC nets should be connected to Clock Capable pins.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
51899 Zynq-7000 SoC ZC706 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 58987
日期 06/13/2018
状态 Active
Type 综合文章
Boards & Kits
的页面