We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62754

2014.4 - Vivado IP Integrator - How to associate ELF to a design that contains two BD files with respective MCS/ MicroBlaze systems


I have a Vivado design with two Block Diagrams (BD)s that contain MCS, or MicroBlaze. 

However, I cannot associate my ELF file.

How can this be achieved?


First, add the ELF files to your Vivado project. 

Then to associate the ELF, right click on the opposite BD and select Disable File, then associate the ELF file and then re-enable the file again.

Do this in reverse for the other BD file.


Alternatively, you can do this manually via the TCL command line using the SCOPED_TO_CELLS (STC), and SCOPED_TO_REF (STR) properties.

The STC property points to the MicroBlaze/MCS cell.

The STR points to the module that contains the processor cell.


For example, This is for a simple dual BD design, where each BD contains a MicroBlaze:

set_property SCOPED_TO_CELLS {microblaze_0} [get_files exceutable_0.elf]
set_property SCOPED_TO_REF mb_0 [get_files exceutable_0.elf]

set_property SCOPED_TO_CELLS {microblaze_0} [get_files exceutable_1.elf]
set_property SCOPED_TO_REF mb_1 [get_files exceutable_1.elf]

AR# 62754
日期 11/24/2014
状态 Archive
Type 综合文章
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2015.1
  • Vivado Design Suite - 2015.2
  • Microblaze
  • MicroBlaze Micro Controller System (MCS)