UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62891

MIG 7 Series - DDR3 - 72-bit AXI4 interface generated with ECC disabled

描述

Version Found: MIG v2.2
Version Resolved: See (Xilinx Answer 54025)

There is a known issue in MIG v2.2 where a 72-bit DDR3 AXI interface will be incorrectly generated with ECC disabled, even though ECC is shown enabled in the GUI.  

For 72-bit AXI interfaces, ECC is required as noted in (UG586):

eccmask.PNG




解决方案

To work around this issue, the following parameters will need to be modified in the <core_name>_mig.v module:
 

   parameter ECC                   = "ON",           // previously "OFF"
   parameter DATA_WIDTH            = 64,       // previously 72

Revision History:
01/26/2015 - Initial Release

AR# 62891
日期 03/05/2015
状态 Active
Type 已知问题
IP
的页面