To evaluate if the ZC702 (Rev 1.1) is impacted by (Xilinx Answer 63149) "Design Advisory for Zynq-7000 SoC:Secure Lockdown triggered by PS_POR_B reset sequence" Xilinx performed Test1 below.
For more details, refer to (Xilinx Answer 63149)
Test1: Does de-assertion of PS_POR_B occur 5 ms (or earlier) after last PL power supply reaches 250mv ?
In the ZC702 (Rev 1.1) the last PL power supply is VCCO_0 and PS_POR_B occurs ~ 20ms before VCCO_0 (see attached scope shot).
|Boards & Kits||