You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP SMPTE UHD-SDI - How do I adjust the MGTAVCC to 1.05V on the KC705 with -3 Silicon, in order to support 12G-SDI?
How do I adjust the MGTAVCC to 1.05V on the KC705 with -3 Silicon, in order to support 12G-SDI?
The KC705 sets the MGTAVCC voltage rail to 1.00V, but for 12G-SDI operation, MGTAVCC must be 1.05V +/-0.03V.
This is the data sheet requirement for MGTAVCC.
The data sheet requirement is based on the frequency of the QPLL.
If the QPLL frequency is above 10.3125 GHz, MGTAVCC must be 1.05V.
Below 10.3125 GHz, MGTAVCC is recommended to be 1.00V, (but can be as high as 1.08V) so this should work across all SDI modes.
To update the KC705 board a user will need a Ti USB to GPIO Programming Pod ($49) and the free TI Fusion Digital Power Designer software in order to adjust the programmable MGTAVCC voltage rail up to 1.05V.
- Open the Fusion Digital Power Designer Online program.
- In the "Select Rail to Edit" pane in the middle of the GUI, select "UCD9248 @ 53d Rail 3"
- In the "UCD9248 @ 53d - Rail #3" pane in the upper right of the GUI, edit Vout" to "1.050V" from its default of "1.000V".
- Click the "Write to Hardware" button in the upper left corner of the GUI.
Note: This will temporarily reconfigure the output voltage to 1.05V and it will remain there until you overwrite it or power off.
To make it permanent, you also need to click on the "Store RAM To Flash" button in the upper left corner of the GUI after completing the above steps.
Once you have done this, the MTGAVCC will always be 1.05V at startup.