UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66686

Virtex-7 FPGA VC707 Evaluation Kit - UG885 (v1.6.1) - GTX Interface Connections for FPGA U1

描述

(UG885), VC707 Evaluation Board User Guide (v1.6.1) Table 1-11 lists the GTX Interface Connections for FPGA U1.

The MGT_BANK_119 connections do not match the VC707 schematic (rev 1.0). What are the correct connections?

解决方案

Table 1-11 on page 34 of UG885 (v1.6.1) lists GTX interface connections for MGT Banks 115, 116, 117, 118, 119.

For MGT_BANK_119, the connections for GTXE2_CHANNEL_X1Y26 and GTXE2_CHANNEL_X1Y27 are incorrect.

The correct connection, confirmed in the VC707 schematic (rev 1.0) is as follows:

 

(UG885) v1.7 has been updated to reflect this.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
45382 Virtex-7 FPGA VC707 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 66686
日期 04/06/2016
状态 Active
Type 综合文章
Boards & Kits
的页面