UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6696

LogiCORE PCI - During simulation, pull-ups must be placed on all signals designated s/t/s in the specification

Description

General Description:

During simulation, pull-ups must be placed on all signals that are designated s/t/s in the specification.

解决方案

All signals in the specification that are designated as s/t/s (sustained 3-state) must have a pull-up simulating the bus pull-up, or the simulation will fail.

The signals in question are:

FRAME#, IRDY#, TRDY#, STOP#, LOCK#, DEVSEL#, PERR#, CLKRUN#

REQ64#, ACK64#

NOTE: The Xilinx UniSim library component "PULLUP" should be used for functional simulation. Please refer to the answers database for examples on how to instantiate the PULLUP component.

AR# 6696
日期 12/15/2012
状态 Active
Type 综合文章
的页面