UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67125

UltraScale RLDRAM3 - spec violation allowed for Read Latency (RL) of 15 and -107 speed bin

描述

Version Found:RLDRAM3 v1.2

Version Resolved: See (Xilinx Answer 69037)

When using the UltraScale RLDRAM3 IP v2.0 and older versions, the IP allowed tCK frequencies greater than 1.25ns for a RLDRAM3 speed bin of -107 and for Read Latency (RL) of 15. 

This is a spec violation as tCK is only allowed for 1.07ns to 1.25ns for this speed bin and RL value. 

Below is the RLDRAM3 speed bin table for reference:


 

解决方案

This is a spec violation of the min/max tCK frequency as defined in the RLDRAM3 data sheet, and existing IP that violate this should be regenerated with a correct tCK frequency.

This issue will be fixed in a future release of the RLDRAM3 IP.

Revision History:

04/28/2016 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
69037 UltraScale/UltraScale+ RLDRAM3 - Release Notes and Known Issues N/A N/A
AR# 67125
日期 01/11/2018
状态 Active
Type 已知问题
器件
Tools
IP
的页面