UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 67412: Zynq UltraScale+ MPSoC: 2016.2 FSBL, Added DDR ECC Initialization feature

AR# 67412

Zynq UltraScale+ MPSoC: 2016.2 FSBL, Added DDR ECC Initialization feature

描述

In order to add ECC support to the DDR, the FSBL needs to handle the following:

  • Specific DDR Configuration
  • Initializing the DDR to a known value

解决方案

In Vivado 2016.2, FSBL now supports DDR ECC Initialization.
AR# 67412
日期 06/22/2016
状态 Active
Type 综合文章
器件
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2016.2
的页面