UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 70063

SMPTE UHD-SDI RX Subsystem v1.0 - Unable to generate the SMPTE UHD-SDI RX Subsystem Example Design

描述

I am unable to generate the SMPTE UHD-SDI RX Subsystem Example Design.

Why is this the case?

解决方案

The SMPTE UHD-SDI RX Subsystem Example Design is targeted at the ZCU106 board, which is in Early Access.

Because the board files are not in the Vivado Release, users will not be able to generate the Example Design.

  • Vivado 2017.3 - Users should update to Vivado 2017.4 or later.
  • Vivado 2017.4 - Users can download the SMPTE UHD-SDI RX Subsystem patch from (Xilinx Answer 70593) to work around this issue.
  • Vivado 2018.1 - This issue will be resolved in the SMPTE UHD-SDI RX Subsystem in Vivado 2018.1 and later.

链接问答记录

主要问答记录

子答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
70063 SMPTE UHD-SDI RX Subsystem v1.0 - Unable to generate the SMPTE UHD-SDI RX Subsystem Example Design N/A N/A
AR# 70063
日期 03/06/2018
状态 Active
Type 综合文章
IP
的页面