UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AXI to PLBV46 Bridge

简介

产品描述

The Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI4) to Processor Local Bus (PLB v4.6) Bridge translates AXI transactions into PLBv46 transactions. It functions as 32/64-bit slave on AXI4 and 32/64-bit master on the PLB.


主要特性与优势

  • Support AXI4 & PLB v4.6 (Xilinx simplification)
  • Supports 1:1 (AXI:PLB) synchronous clock ratio
  • Support 32-bit address on AXI & PLB interfaces
  • Supports 32/64-bit data buses on AXI & PLB interfaces (1:1 ratio)
  • Supports Write and read data buffering

资源利用


技术支持

技术文档

特色技术文档

Filter Results
Default Default 标题 文件类型 日期
的页面