Integrated Logic Analyzer (ILA) with AXIS Interface

概述

产品描述

Integrated Logic Analyzer (ILA) IP with AXIS interface IP 是一个可配置的逻辑分析仪内核,其可调试和监控设计中的内部信号和 AXI 接口。ILA 内核包括许多高级特性,如 Boolean 触发方程和边缘转换触发器等。它不仅可用于触发事件,捕获内部信号的数据,而且还可用于一个或多个 AXI 接口(AXI4-MM 或 AXI4-S)的事务处理级调试。

ILA IP 有一个专用的 AXIS 接口,可连接用于软件通信和控制/状态管理的调试主接口或内核(例如调试中心)。


主要功能与优势

  • 可配置触发器端口,其可组合成统一的触发条件
  • 用户可选择的触发宽度和捕获数据深度
  • 支持事务处理级 AXI 接口调试
  • AXI 接口的协议检查功能
  • 交叉触发输入/输出端口

支持

技术文档

主要资料

文件类型
Clear
Results per page
  • 30
  • 60
  • 120
  • 150
Default Default 标题Arrow UpArrow Down 文件类型Arrow UpArrow Down 日期Arrow UpArrow Down
List LayoutList
Results 1-30 of 1,019
Document
文件类型: Customer Training
This course provides a system-level understanding of AMD Versal™ adaptive SoC memory interfaces. Memory controller architecture, IP generation, simulation, and implementation are covered. Additional information on PCB design issues is also covered.
Document
文件类型: Customer Training
This course introduces the features and capabilities of the PCIe® and Cache Coherent Interconnect blocks in the AMD Versal™ adaptive SoC architecture. Learn how to implement a Versal device PCI Express® solution in custom applications to improve time to market.
Document
文件类型: Customer Training
This course describes the AMD Versal™ AI Engine architecture, the data communications within an AI Engine array and between the PL and AI Engines, how to program the AI Engines (single kernel programming and multiple kernel programming using data flow graphs), and how to analyze a kernel program by using various debugger features.
Document
文件类型: Customer Training
This course covers the AMD Versal™ AI Engine architecture and using the AI Engine DSP Library, system partitioning, rapid prototyping, and custom coding of AI Engine kernels. Developing AI Engine DSP designs using AMD Vitis™ Model Composer is also demonstrated.
Document
文件类型: Customer Training
This course describes the system design flow and interfaces that can be used for data movement in the Versal™ AI Engine. It demonstrates how to utilize AI Engine APIs and the AI Engine DSP library for faster development. In addition, advanced features in adaptive data flow (ADF) graph implementation, such as using streams, cascade streams, buffer location constraints, runtime parameterization, and APIs to update and read runtime parameters, are covered. The course also highlights how to utilize the Vitis™ Model Composer tool for AI Engine designs.
Document
文件类型: Customer Training
This course covers the advanced features of the AMD Versal™ adaptive SoC AI Engine, including kernel function development, optimizing an AI Engine kernel program, using AI Engine APIs and filter intrinsics, and debugging an application in the Vitis™ Unified IDE.
Document
文件类型: Customer Training
This course covers the AMD Versal™ AI Engine architecture and memory modules, programming the AI Engine (kernels and graphs), using the DSP Library, developing AI Engine designs using AMD Vitis™ Model Composer, and debugging the AI Engines.
Webpage
文件类型: Design Hubs
Webpage
文件类型: Design Hubs
Document
文件类型: Data Sheets
The LogiCORE IP Aurora 8B/10B Core implements the Aurora protocol on the Virtex-4 FX FPGA. The core can use up to 16 Virtex-4 FPGA RocketIO multigigabit transceivers (MGTs) running at any supported line rate to provide a low-cost, general purpose, data channel with throughput from 1.26 Gbps to over 100 Gbps.
Document
文件类型: Data Sheets
The CoreConnect Toolkit OPB Device Bus Functional Model is a simulation hardware component that has an OPB bus interface and may act as a master, as a slave, or as both.
Document
文件类型: Data Sheets
The CoreConnect Toolkit OPB Monitor Bus Functional Model is a simulation hardware component that connects to the OPB and continuously samples the bus signals.
Document
文件类型: Data Sheets
The BFM Synchronization Bus is a simple bus that connects the various Bus Functional Models in a design and allows communication between them.
Document
文件类型: Data Sheets
The LogiCORE IP Virtex-4 FX FPGA RocketIO Multi-Gigabit Transceiver (MGT) Wizard automates the task of creating HDL wrappers to configure the high-speed serial multi-gigabit transceivers in the Virtex-4 FX family.
Document
文件类型: Data Sheets
The Xilinx® Zynq®-7000 SoC and 7 series FPGAs memory interface solutions cores provide high-performance connections to DDR3 and DDR2 SDRAMs, QDR II+ SRAM, RLDRAM II/RLDRAM 3, and LPDDR2 SDRAM.
Webpage
文件类型: Data Sheet Non-Silicon
The AMD Zynq™ 7000 SoC and 7 series FPGAs memory interface solutions cores provide high-performance connections to DDR3 and DDR2 SDRAMs, QDR II+ SRAM, RLDRAM II/RLDRAM 3, and LPDDR2 SDRAM.
Document
文件类型: Data Sheets
The Virtex-6 FPGA memory interface solutions cores provide high-performance connections to DDR3 and DDR2 SDRAMs, QDRII+ SRAM, and RLDRAM II devices. This document describes an optional AXI4 interface.
Document
文件类型: Data Sheets
The LogiCORE IP 1-Gigabit Ethernet Media Access Controller core supports full-duplex operation at 1 Gigabit per second (Gbps), and can be used with all Gigabit Ethernet Physical Coding standards.
Results 1-30 of 1,019