UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

乘法累加器

  • 捆绑产品:
    • ISE Design Suite
简介

产品描述

与 Xilinx ISE 软件一起提供

The Multiplier Accumulator IP core product is a parallel multiplier accumulator module that performs fixed or programmable-length accumulations. The core's A and B inputs use unsigned or signed data of up to 32 bits wide. The core has selectable pipeline levels. It offers truncation and rounding of the multiplier output. The core also has an accumulation saturation option, optional carry in, carry out, overflow pins, and input/output registers.


主要特性与优势

  • Parallel multiply accumulator module.
  • Signed or Unsigned inputs parameterizable up to 32-bits.
  • Automatic optimization for speed.
  • Parameterizable rounding modes or output.
  • Support for saturation.

技术支持

技术文档

特色技术文档

的页面