Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • subtitles off, selected

        Virtex-6 Clocking Resources

        Learn how to detail the clocking resources available in the Virtex-6 FPGA, specify the resources available in the Clock Management Tile (CMT), describe the basics of the PLL capabilities.

        Related Videos

        综合选项

        如果您不熟悉 FPGA 设计，该模块将帮助您正确地综合您的设计。

        Virtex-6 & Spartan-6 FPGA HDL Coding Techniques

        Learn how to code your register resources so your design will have fewer control sets and run at a higher system speed, avoid the most common coding mistakes that reduce device utilization and system speed, anticipate how your design will map to the register resources, code your design so you can infer more of the dedicated hardware resources, avoid the most common coding mistakes which hurt device utilization, reduce your dependence on global resets by taking advantage of the Global Set/Reset net (GSR).

        Virtex-6 Memory Resources

        Learn how to fully utilize the Virtex®-6 distributed memory, block memory, and FIFO resources, use the Memory Interface Generator (MIG) to build a custom memory controller for your off-chip memory component.

        Virtex-6 Slice and I/O Resources

        Learn how to describe the basic slice and I/O resources available in Virtex-6 FPGAs.

        Avnet Virtex-6 FPGA DSP Development Kit

        The Xilinx Virtex-6 FPGA DSP Kit integrates a powerful hardware base board with an FMC ADC/DAC daughter card, and validates them with development tools, IP and real-world reference designs into a platform that accelerates development for experienced users at the same time that it simplifies the adoption of FPGAs for new users. By delivering a holistic solution that leverages reusable design infrastructure, engineers can immediately focus the majority of their development schedule designing differentiated value into their end products.