Performance and Resource Utilization for AXI SmartConnect v1.0

Vivado Design Suite Release 2020.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
NUM_MI
NUM_SI
NUM_CLKS
HAS_ARESETN
ADVANCED_PROPERTIES
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7a200t fbg676 -2 sc_7a2_01x01_async_axi4_dw032 1 1 2 1 __view__ {timing {S00_Entry {MMU_REGSLICE 0} M00_Exit {REGSLICE 0}}} aclk=312 aclk1=312 N/A 312 609 718 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x01_async_lite_dw032 1 1 2 1 aclk=488 aclk1=488 N/A 488 184 503 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x01_axi4-lite_dw032 1 1 1 1 aclk=284 N/A 284 258 397 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x01_axi4-lite_dw064-032 1 1 1 1 aclk=242 N/A 242 337 447 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x01_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=333 N/A 333 570 734 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x01_dw128-032 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=326 N/A 326 1055 1153 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x01_pktfifo_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512 AR_SIZE 32 AW_SIZE 32 B_SIZE 0} S00_Entry {PKT_R_THR 512 PKT_W_THR 256}}} aclk=242 N/A 242 835 876 0 4 2 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x02_axi4-lite_dw032 2 1 1 1 aclk=256 N/A 256 570 590 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x02_axi4-lite_dw064-032 2 1 1 1 aclk=228 N/A 228 669 641 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x02_axi4lite 2 1 1 1 aclk=256 N/A 256 351 389 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x02_dwidth032 2 1 1 1 aclk=298 N/A 298 2585 3501 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x04_axi4lite 4 1 1 1 aclk=291 N/A 291 472 459 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x04_dwidth032 4 1 1 1 aclk=270 N/A 270 4177 5279 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x08_axi4lite 8 1 1 1 aclk=270 N/A 270 728 593 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x08_dwidth032 8 1 1 1 aclk=263 N/A 263 6854 8832 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x16_axi4lite 16 1 1 1 aclk=242 N/A 242 1380 865 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_01x16_dwidth032 16 1 1 1 aclk=228 N/A 228 12615 15917 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x01_dwidth032 1 2 1 1 aclk=277 N/A 277 2692 3499 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x01_dwidth064 1 2 1 1 aclk=277 N/A 277 3038 4180 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x01_dwidth128 1 2 1 1 aclk=242 N/A 242 3494 5543 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x01_dwidth512 1 2 1 1 aclk=249 N/A 249 8234 13883 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x02_dwidth032 2 2 1 1 aclk=249 N/A 249 4069 5445 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x04_dwidth032 4 2 1 1 aclk=228 N/A 228 5925 7846 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_02x08_dwidth032 8 2 1 1 aclk=221 N/A 221 9737 12664 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_04x01_dwidth032 1 4 1 1 aclk=228 N/A 228 4715 5891 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_04x01_dwidth064 1 4 1 1 aclk=221 N/A 221 5245 6936 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_04x01_dwidth128 1 4 1 1 aclk=235 N/A 235 6541 9159 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_04x01_dwidth512 1 4 1 1 aclk=214 N/A 214 13728 22449 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_04x02_dwidth032 2 4 1 1 aclk=242 N/A 242 6844 8742 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_04x04_dwidth032 4 4 1 1 aclk=214 N/A 214 9206 11378 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_08x01_dwidth032 1 8 1 1 aclk=235 N/A 235 8546 10669 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_08x01_dwidth064 1 8 1 1 aclk=214 N/A 214 9650 12585 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_08x01_dwidth128 1 8 1 1 aclk=221 N/A 221 11771 16383 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_08x01_dwidth512 1 8 1 1 aclk=214 N/A 214 24589 39644 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_08x02_dwidth032 2 8 1 1 aclk=214 N/A 214 11569 15166 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 sc_7a2_16x01_dwidth032 1 16 1 1 aclk=200 N/A 200 16042 19985 0 0 0 PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
NUM_MI
NUM_SI
NUM_CLKS
HAS_ARESETN
ADVANCED_PROPERTIES
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -2 sc_7k2_01x01_async_axi4_dw032 1 1 2 1 __view__ {timing {S00_Entry {MMU_REGSLICE 0} M00_Exit {REGSLICE 0}}} aclk=558 aclk1=558 N/A 558 676 717 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x01_async_lite_dw032 1 1 2 1 aclk=600 aclk1=600 N/A 600 178 503 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x01_axi4-lite_dw032 1 1 1 1 aclk=390 N/A 390 265 397 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x01_axi4-lite_dw064-032 1 1 1 1 aclk=368 N/A 368 340 447 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x01_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=516 N/A 516 583 735 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x01_dw128-032 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=502 N/A 502 1097 1155 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x01_pktfifo_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512 AR_SIZE 32 AW_SIZE 32 B_SIZE 0} S00_Entry {PKT_R_THR 512 PKT_W_THR 256}}} aclk=375 N/A 375 836 877 0 4 2 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x02_axi4-lite_dw032 2 1 1 1 aclk=368 N/A 368 589 590 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x02_axi4-lite_dw064-032 2 1 1 1 aclk=368 N/A 368 699 641 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x02_axi4lite 2 1 1 1 aclk=495 N/A 495 388 391 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x02_dwidth032 2 1 1 1 aclk=460 N/A 460 2828 3501 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x04_axi4lite 4 1 1 1 aclk=425 N/A 425 486 457 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x04_dwidth032 4 1 1 1 aclk=425 N/A 425 4408 5279 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x08_axi4lite 8 1 1 1 aclk=411 N/A 411 741 594 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x08_dwidth032 8 1 1 1 aclk=418 N/A 418 7637 8841 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x16_axi4lite 16 1 1 1 aclk=368 N/A 368 1381 865 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_01x16_dwidth032 16 1 1 1 aclk=383 N/A 383 15007 15928 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x01_dwidth032 1 2 1 1 aclk=397 N/A 397 2969 3499 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x01_dwidth064 1 2 1 1 aclk=411 N/A 411 3338 4181 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x01_dwidth128 1 2 1 1 aclk=432 N/A 432 3958 5544 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x01_dwidth512 1 2 1 1 aclk=418 N/A 418 9902 13887 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x02_dwidth032 2 2 1 1 aclk=432 N/A 432 4805 5445 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x04_dwidth032 4 2 1 1 aclk=390 N/A 390 6998 7849 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_02x08_dwidth032 8 2 1 1 aclk=390 N/A 390 11702 12665 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_04x01_dwidth032 1 4 1 1 aclk=404 N/A 404 5202 5891 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_04x01_dwidth064 1 4 1 1 aclk=368 N/A 368 5740 6937 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_04x01_dwidth128 1 4 1 1 aclk=361 N/A 361 7206 9167 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_04x01_dwidth512 1 4 1 1 aclk=361 N/A 361 16059 22449 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_04x02_dwidth032 2 4 1 1 aclk=404 N/A 404 7907 8743 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_04x04_dwidth032 4 4 1 1 aclk=375 N/A 375 10396 11381 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_08x01_dwidth032 1 8 1 1 aclk=368 N/A 368 9101 10667 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_08x01_dwidth064 1 8 1 1 aclk=319 N/A 319 9758 12585 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_08x01_dwidth128 1 8 1 1 aclk=375 N/A 375 12423 16400 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_08x01_dwidth512 1 8 1 1 aclk=312 N/A 312 26760 39644 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_08x02_dwidth032 2 8 1 1 aclk=375 N/A 375 12715 15168 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 sc_7k2_16x01_dwidth032 1 16 1 1 aclk=312 N/A 312 16462 19985 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
NUM_MI
NUM_SI
NUM_CLKS
HAS_ARESETN
ADVANCED_PROPERTIES
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -2 sc_ku2_01x01_async_axi4_dw032 1 1 2 1 __view__ {timing {S00_Entry {MMU_REGSLICE 0} M00_Exit {REGSLICE 0}}} aclk=600 aclk1=600 N/A 600 648 718 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x01_async_lite_dw032 1 1 2 1 aclk=600 aclk1=600 N/A 600 142 503 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x01_axi4-lite_dw032 1 1 1 1 aclk=600 N/A 600 292 397 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x01_axi4-lite_dw064-032 1 1 1 1 aclk=600 N/A 600 352 446 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x01_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=600 N/A 600 540 730 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x01_dw128-032 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=600 N/A 600 1037 1149 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x01_pktfifo_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512 AR_SIZE 32 AW_SIZE 32 B_SIZE 0} S00_Entry {PKT_R_THR 512 PKT_W_THR 256}}} aclk=502 N/A 502 838 886 0 4 2 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x02_axi4-lite_dw032 2 1 1 1 aclk=586 N/A 586 584 589 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x02_axi4-lite_dw064-032 2 1 1 1 aclk=579 N/A 579 674 639 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x02_axi4lite 2 1 1 1 aclk=600 N/A 600 364 389 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x02_dwidth032 2 1 1 1 aclk=600 N/A 600 2952 3544 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x04_axi4lite 4 1 1 1 aclk=537 N/A 537 467 459 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x04_dwidth032 4 1 1 1 aclk=593 N/A 593 4825 5378 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x08_axi4lite 8 1 1 1 aclk=600 N/A 600 754 596 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x08_dwidth032 8 1 1 1 aclk=579 N/A 579 7828 8912 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x16_axi4lite 16 1 1 1 aclk=502 N/A 502 1399 865 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_01x16_dwidth032 16 1 1 1 aclk=523 N/A 523 13634 15860 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x01_dwidth032 1 2 1 1 aclk=600 N/A 600 3164 3570 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x01_dwidth064 1 2 1 1 aclk=579 N/A 579 3495 4232 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x01_dwidth128 1 2 1 1 aclk=530 N/A 530 4273 5618 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x01_dwidth512 1 2 1 1 aclk=523 N/A 523 9719 13918 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x02_dwidth032 2 2 1 1 aclk=572 N/A 572 4895 5490 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x04_dwidth032 4 2 1 1 aclk=544 N/A 544 6951 7918 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_02x08_dwidth032 8 2 1 1 aclk=523 N/A 523 12288 13192 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_04x01_dwidth032 1 4 1 1 aclk=544 N/A 544 5274 5957 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_04x01_dwidth064 1 4 1 1 aclk=530 N/A 530 6046 7112 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_04x01_dwidth128 1 4 1 1 aclk=509 N/A 509 6588 9294 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_04x01_dwidth512 1 4 1 1 aclk=495 N/A 495 14957 22571 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_04x02_dwidth032 2 4 1 1 aclk=502 N/A 502 7065 8822 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_04x04_dwidth032 4 4 1 1 aclk=453 N/A 453 9927 11620 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_08x01_dwidth032 1 8 1 1 aclk=516 N/A 516 8801 10844 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_08x01_dwidth064 1 8 1 1 aclk=488 N/A 488 9918 12853 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_08x01_dwidth128 1 8 1 1 aclk=481 N/A 481 11820 16686 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_08x01_dwidth512 1 8 1 1 aclk=411 N/A 411 22358 39915 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_08x02_dwidth032 2 8 1 1 aclk=502 N/A 502 12186 15622 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 sc_ku2_16x01_dwidth032 1 16 1 1 aclk=467 N/A 467 16426 20526 0 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
NUM_MI
NUM_SI
NUM_CLKS
HAS_ARESETN
ADVANCED_PROPERTIES
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku5p ffvb676 -2 sc_kup2_01x01_async_axi4_dw032 1 1 2 1 __view__ {timing {S00_Entry {MMU_REGSLICE 0} M00_Exit {REGSLICE 0}}} aclk=600 aclk1=600 N/A 600 637 718 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x01_async_lite_dw032 1 1 2 1 aclk=600 aclk1=600 N/A 600 137 503 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x01_axi4-lite_dw032 1 1 1 1 aclk=600 N/A 600 275 397 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x01_axi4-lite_dw064-032 1 1 1 1 aclk=600 N/A 600 339 446 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x01_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=600 N/A 600 529 730 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x01_dw128-032 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=600 N/A 600 975 1146 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x01_pktfifo_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512 AR_SIZE 32 AW_SIZE 32 B_SIZE 0} S00_Entry {PKT_R_THR 512 PKT_W_THR 256}}} aclk=600 N/A 600 889 942 0 4 2 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x02_axi4-lite_dw032 2 1 1 1 aclk=600 N/A 600 586 589 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x02_axi4-lite_dw064-032 2 1 1 1 aclk=600 N/A 600 676 639 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x02_dwidth032 2 1 1 1 aclk=600 N/A 600 2942 3545 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x02_lite 2 1 1 1 aclk=600 N/A 600 359 389 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x04_dwidth032 4 1 1 1 aclk=600 N/A 600 4730 5379 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x04_lite 4 1 1 1 aclk=600 N/A 600 461 457 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x08_dwidth032 8 1 1 1 aclk=600 N/A 600 8083 8909 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x08_lite 8 1 1 1 aclk=600 N/A 600 709 593 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x16_dwidth032 16 1 1 1 aclk=600 N/A 600 14215 15867 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_01x16_lite 16 1 1 1 aclk=600 N/A 600 1352 865 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x01_dwidth032 1 2 1 1 aclk=600 N/A 600 3218 3570 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x01_dwidth064 1 2 1 1 aclk=600 N/A 600 3555 4235 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x01_dwidth128 1 2 1 1 aclk=600 N/A 600 4320 5614 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x01_dwidth512 1 2 1 1 aclk=600 N/A 600 9767 13915 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x02_dwidth032 2 2 1 1 aclk=600 N/A 600 4878 5486 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x04_dwidth032 4 2 1 1 aclk=600 N/A 600 7235 7918 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_02x08_dwidth032 8 2 1 1 aclk=600 N/A 600 12672 13191 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_04x01_dwidth032 1 4 1 1 aclk=600 N/A 600 5377 5958 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_04x01_dwidth064 1 4 1 1 aclk=600 N/A 600 6234 7116 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_04x01_dwidth128 1 4 1 1 aclk=600 N/A 600 7507 9294 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_04x01_dwidth512 1 4 1 1 aclk=600 N/A 600 17180 22565 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_04x02_dwidth032 2 4 1 1 aclk=600 N/A 600 8113 8820 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_04x04_dwidth032 4 4 1 1 aclk=600 N/A 600 11186 11614 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_08x01_dwidth032 1 8 1 1 aclk=600 N/A 600 9923 10843 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_08x01_dwidth064 1 8 1 1 aclk=600 N/A 600 11328 12856 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_08x01_dwidth128 1 8 1 1 aclk=600 N/A 600 13463 16685 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_08x01_dwidth512 1 8 1 1 aclk=593 N/A 593 30445 39910 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_08x02_dwidth032 2 8 1 1 aclk=600 N/A 600 14242 15626 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 sc_kup2_16x01_dwidth032 1 16 1 1 aclk=600 N/A 600 18926 20531 0 0 0 PRODUCTION 1.28 02-27-2020

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
NUM_MI
NUM_SI
NUM_CLKS
HAS_ARESETN
ADVANCED_PROPERTIES
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 -2 sc_zup2_01x01_async_axi4_dw032 1 1 2 1 __view__ {timing {S00_Entry {MMU_REGSLICE 0} M00_Exit {REGSLICE 0}}} aclk=600 aclk1=600 N/A 600 631 718 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x01_async_lite_dw032 1 1 2 1 aclk=600 aclk1=600 N/A 600 137 503 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x01_axi4-lite_dw032 1 1 1 1 aclk=600 N/A 600 275 397 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x01_axi4-lite_dw064-032 1 1 1 1 aclk=600 N/A 600 339 446 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x01_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=600 N/A 600 521 730 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x01_dw128-032 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 32 W_SIZE 32 AR_SIZE 0 AW_SIZE 0 B_SIZE 0}}} aclk=600 N/A 600 975 1145 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x01_pktfifo_dw032-128 1 1 1 1 __view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512 AR_SIZE 32 AW_SIZE 32 B_SIZE 0} S00_Entry {PKT_R_THR 512 PKT_W_THR 256}}} aclk=600 N/A 600 890 886 0 4 2 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x02_axi4-lite_dw032 2 1 1 1 aclk=600 N/A 600 584 589 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x02_axi4-lite_dw064-032 2 1 1 1 aclk=600 N/A 600 678 639 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x02_axi4lite 2 1 1 1 aclk=600 N/A 600 360 389 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x02_dwidth032 2 1 1 1 aclk=600 N/A 600 2959 3546 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x04_axi4lite 4 1 1 1 aclk=600 N/A 600 464 457 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x04_dwidth032 4 1 1 1 aclk=600 N/A 600 4709 5376 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x08_axi4lite 8 1 1 1 aclk=600 N/A 600 717 593 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x08_dwidth032 8 1 1 1 aclk=600 N/A 600 8071 8909 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x16_axi4lite 16 1 1 1 aclk=600 N/A 600 1367 865 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_01x16_dwidth032 16 1 1 1 aclk=600 N/A 600 14189 15866 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x01_dwidth032 1 2 1 1 aclk=600 N/A 600 3211 3570 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x01_dwidth064 1 2 1 1 aclk=600 N/A 600 3546 4233 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x01_dwidth128 1 2 1 1 aclk=600 N/A 600 4345 5618 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x01_dwidth512 1 2 1 1 aclk=600 N/A 600 9819 13916 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x02_dwidth032 2 2 1 1 aclk=600 N/A 600 4886 5486 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x04_dwidth032 4 2 1 1 aclk=600 N/A 600 7230 7919 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_02x08_dwidth032 8 2 1 1 aclk=600 N/A 600 12611 13191 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_04x01_dwidth032 1 4 1 1 aclk=600 N/A 600 5404 5960 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_04x01_dwidth064 1 4 1 1 aclk=600 N/A 600 6210 7116 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_04x01_dwidth128 1 4 1 1 aclk=600 N/A 600 7501 9292 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_04x01_dwidth512 1 4 1 1 aclk=600 N/A 600 17126 22564 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_04x02_dwidth032 2 4 1 1 aclk=600 N/A 600 8168 8823 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_04x04_dwidth032 4 4 1 1 aclk=600 N/A 600 11216 11619 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_08x01_dwidth032 1 8 1 1 aclk=600 N/A 600 9915 10846 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_08x01_dwidth064 1 8 1 1 aclk=600 N/A 600 11243 12852 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_08x01_dwidth128 1 8 1 1 aclk=600 N/A 600 13590 16706 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_08x01_dwidth512 1 8 1 1 aclk=593 N/A 593 30470 39916 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_08x02_dwidth032 2 8 1 1 aclk=600 N/A 600 14270 15632 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 sc_zup2_16x01_dwidth032 1 16 1 1 aclk=579 N/A 579 18826 20529 0 0 0 PRODUCTION 1.27 02-28-2020

COPYRIGHT

Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.