UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

乘加器

简介

产品描述

The Multiply Adder IP performs a multiplication of two operands and adds (or subtracts) the full-precision product to a third operand.The Multiply Adder IP is implemented using Xtreme DSP™ slices and operates on signed or unsigned data.


主要特性与优势

  • Supports twos complement-signed and unsigned operations
  • Supports multiplier inputs ranging from 1 to 52 bits unsigned or 2 to 53 bits signed and an add or subtract operand input ranging from 1 to 105 bits unsigned or 2 to 106 bits signed
  • 可选流水线工作

资源利用


技术支持

技术文档

特色技术文档

Filter Results
Default Default 标题 文件类型 日期
的页面